
PIC18F2X1X/4X1X
DS39636D-page 102
2009 Microchip Technology Inc.
TABLE 9-4:
SUMMARY OF REGISTERS ASSOCIATED WITH PORTB
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Reset
Values
on page
PORTB
RB7
RB6
RB5
RB4
RB3
RB2
RB1
RB0
LATB
PORTB Data Latch Register (Read and Write to Data Latch)
TRISB
PORTB Data Direction Control Register
INTCON
GIE/GIEH PEIE/GIEL TMR0IE
INT0IE
RBIE
TMR0IF
INT0IF
RBIF
INTCON2
RBPU
INTEDG0 INTEDG1 INTEDG2
—
TMR0IP
—RBIP
INTCON3
INT2IP
INT1IP
—INT2IE
INT1IE
—
INT2IF
INT1IF
ADCON1
—
VCFG1
VCFG0
PCFG3
PCFG2
PCFG1
PCFG0
Legend: — = unimplemented, read as ‘0’. Shaded cells are not used by PORTB.